Abstract-Dead time significantly affects the reliability, power quality, and efficiency of voltage-source converters. For silicon carbide (SiC) devices, considering the high sensitivity of turn-off time to the operating conditions (> 5× difference between light load and full load) and characteristics of inductive loads (> 2× difference between motor load and inductor), as well as large additional energy loss induced by the freewheeling diode conduction during the superfluous dead time (∼15% of the switching loss), then the traditional fixed dead time setting becomes inappropriate. This paper introduces an approach to adaptively regulate the dead time considering the current operating condition and load characteristics via synthesizing online monitored turn-off switching parameters in the microcontroller with an embedded preset optimization model. Based on a buck converter built with 1200-V SiC MOSFETs, the experimental results show that the proposed method is able to ensure reliability and reduce power loss by 12% at full load and 18.2% at light load (8% of the full load in this case study).
of the dc voltage source, then dead time, a small interval during which both the upper and lower switches in a phase leg are off, is introduced.
However, this blanking time affects the overall performance of VSCs primarily from two aspects. One is output voltage disturbance and the resultant low-order harmonics distortion. This is a well-known issue, especially for high-voltage IGBT-based voltage-source inverters. Several dead time compensation strategies or elimination schemes were proposed by prior reported works [1] [2] [3] [4] [5] [6] [7] [8] [9] . The other is the extra energy dissipation due to the freewheeling diode conduction during the superfluous dead time. This has been extensively studied for one of the typical dcdc VSCs, synchronous buck converter employing lower voltage devices that are capable of third quadrant operation, such as MOSFETs or HEMTs [10] [11] [12] [13] .
For silicon carbide (SiC)-based VSC, several unique challenges should be taken into account for dead time setting due to devices' inherent properties. First, turn-off time t off , which determines the dead time t dt , is significantly sensitive to the operating conditions and characteristics of inductive loads. As can be observed in Fig. 1 , compared to the tested t off at the operating current of 20 A, t off at 5 A increases by a factor of 5 [14] . Thus, the traditional fixed dead time depending on t off at the worst operating point (i.e., 600 V/20 A in Fig. 1 ) is not suitable for SiC-based VSC. Moreover, under the same operating condition, t off with the motor load is doubled as compared to that when an optimally designed inductor load is employed, as illustrated in Fig. 2 [15] .
Second, reverse conduction induced extra energy loss E dt during the superfluous dead time is significantly higher than the loss dissipated in the switch channel, as can be observed in Fig. 3 , where the conduction loss of Wolfspeed 1200-V/20-A SiC MOSFETs is displayed and compared when the current flows through the device's channel versus the freewheeling diode [16] . Moreover, this reverse conduction loss is dissipated during each switching cycle and comparable to the switching loss E sw . Fig. 4 shows the ratio between E dt and E sw . It can be found that an additional 15% E sw would be dissipated at 600 V/15 A during the 500-ns dead time interval.
Accordingly, as compared to the traditional fixed dead time, the adaptive dead time regulation is critical to SiC-based VSC for reliability enhancement and power loss reduction. This paper aims at developing a practical approach to achieve optimum dead time for SiC-based VSC among the whole operating conditions in the given application. First, the turn-off behaviors under various operating conditions are investigated, and the dead time optimization model is derived to identify the optimal dead time under different turn-off transition modes. Second, a practical method for adaptive dead time regulation is introduced to acquire the data needed in the dead time optimization model, including an online monitoring system. Finally, a buck converter with 1200-V SiC MOSFETs is constructed for the experimental verification of the validity and effectiveness of this proposed approach.
II. ANALYSIS OF TURN-OFF TRANSITION AND DEAD TIME FOR SIC DEVICE IN VSCS
The following analysis, based on the phase-leg configuration in Fig. 5(a) , focuses on the turn-off transition of both switches in the phase leg (i.e., t 1 to t 2 and t 3 to t 4 in Fig. 5(b) ) since it directly affects the dead time setting. It is noted that as the basic cell of VSC, the analysis based on the phase-leg configuration can be extended to different types of VSCs because of their similar switching transitions.
Assuming the inductive load current I L flows into the middle point of the phase leg, as shown in Fig. 5(a) , the lower switch is the operating device while the upper one is the synchronous device. Before t 1 in Fig. 5(b) , the upper switch is on, I L flows through the channel of the upper switch. From t 1 to t 2 , the upper switch turns off, and the lower switch remains in the off state; hence, the only flowing path of I L is the freewheeling diode of the upper switch. Thus, I L only transfers from the device's channel to its freewheeling diode. Therefore, from t 1 to t 2 in Fig. 5(b) , the turn-off command of the upper switch will not result in the switching commutation between lower and upper switches in the phase leg [17] . Also, during this interval, the drain-source voltage of the upper switch v ds H only changes from on-state voltage of the device's channel to the voltage drop of its freewheeling diode. Due to this limited variation of v ds H , the power-loop parasitics and operating conditions have almost no effect on the gate voltage of the upper switch v gs H , which is verified by simulation waveforms in Fig. 6(a) . Note that simulation waveforms are employed here since it is hardly possible to measure waveforms, such as the internal gate-source voltage, drain-source voltage, and channel current experimentally. Synopsys/Saber is employed to build the SiC MOSFET model according to the Saber Power MOSFET Tool along with the device's datasheet. Hence, once v gs H drops below the threshold of the upper switch (or with conservative consideration v gs H drops to zero since threshold voltage is temperature dependent and hard to practically fix), the lower switch can be turned on; otherwise, more energy will be dissipated by the freewheeling diode, as shown in Fig. 7 .
Note that v gs H is merely determined by gate-loop parameters. The second-order gate-loop equivalent circuit in Fig. 8 can be simply solved to obtain the duration t gs(sync) when v gs H drops from the on-state gate voltage to zero, where R g , L g , L cm , and C iss in Fig. 8 represent resistance associated in the gate loop, gate-loop inductance, common source inductance shared in both gate and power loops, and power devices' input capacitance, respectively. In the end, the optimal dead time t dt(opt) from t 1 to t 2 should be set to the gate voltage fall time t gs(sync) .
From t 3 to t 4 in Fig. 5 (b), the hard turn-off transition occurs between the lower switch and the upper freewheeling diode. There are two current sources for turn-off voltage commutation: one is the current in the gate loop via charging the Miller capacitance; and the other is the inductive load current from the power loop to charge/discharge the power devices' output capacitances. Therefore, the hard turn-off switching transition has two modes: 1) gate-loop dominated turn-off and 2) power-loop dominated turn-off [18] . As compared to the gate current, which stays almost the same in the given gate drive circuit, the inductive load current will be changed under different operating current. Thus, the turn-off transition mode will be shifted as the operating condition varies. According to the simulation waveforms during the turn-off transient from t 3 to t 4 in Fig. 6 (b), the switching trajectories with different I L are plotted in Fig. 9 . At light load (e.g., 5 A), dv/dt is limited by the power loop, all I L is used to charge/discharge output capacitances of lower and upper switches, channel current of the lower switch i chan L drops to 0 A before the drain-source voltage of the lower switch v ds L rises to V DC , namely channel current fall time t cf 
Drain-source voltage rise time t v r
Channel current fall time t c f becomes shorter than drain-source voltage rise time t vr . This is the power-loop dominated turn-off mode. On the other hand, at heavy load (e.g., 20 A), dv/dt is limited by the gate loop, a portion of I L for charging/discharging output capacitances is sufficient to follow the gate-loop dominated dv/dt. Therefore, i chan L remains the rest of I L until v ds L rises to V DC so that t cf is longer than t vr during the gate-loop dominated turn-off mode. Fig. 10 illustrates the relation between t cf and t vr under different turn-off transition modes with various I L . According to the aforementioned analysis, the optimal dead time t dt(opt) from t 3 to t 4 greatly depends on the turn-off transition modes; for gate-loop dominated turn-off, t dt(opt) prefers to be t cf . If t dt < t cf , obviously, a shoot-through failure is incurred; on the contrary, t dt > t cf causes longer diode conduction and more energy dissipation (see Fig. 11(a) ). For power-loop dominated turn-off, t dt(opt) prefers to be t vr . If t cf < t dt < t vr , original synchronous turn-on transient of the upper switch at t 4 turns to be hard switching (see Fig. 11(b) ), this unexpected hard-switching event increases the total switching loss; otherwise, the longer t dt leads to more loss due to the diode conduction (see Fig. 11(c) ). Table I summarizes the optimal dead time t dt(opt) dependence on different turn-off transitions when inductive current flows into the middle point of the phase leg. Similarly, t dt(opt) for the opposite current direction can be derived.
III. DEAD TIME OPTIMIZATION

A. Basic Idea
Based on Table I , to achieve the dead time optimization, in practice, the direction of I L together with gate voltage fall time t gs(sync) , drain-source voltage rise time t vr , and channel current fall time t cf should become known. The existing inductive load current sensor of VSC can be utilized to identify the current direction. t gs(sync) can be either simply derived based on the equivalent gate-loop circuit in Fig. 8 or tested once the gate driver circuit has been designed.
Considering the difficulty of monitoring i chan during the switching transient in real time, t cf under different operating points can be conservatively simplified to be the t cf (I L max , T j max) , which can be tested under the worst operating condition (i.e., maximum operating current I L max and junction temperature T j max ). This simplification is reasonable since t cf at heavy load is always longer and not significantly sensitive to operating conditions (e.g., 15 to 25 A in Fig. 12 ).
Unlike t cf , t vr is extremely susceptible to operating conditions, especially at light load (e.g., 0 to 10 A in Fig. 12 ). Also, different inductive load characteristics significantly affect t vr as well (see Fig. 2 ). It is preferred to sense t vr in real time. In summary, as can be observed in Fig. 12 , practically, t dt(opt) under the hard turn-off transition mode can be expressed as (1), where t off (I L max, T j max) is the offline tested data, t vr is the online monitored parameter, and t dt(max) is the preset maximum dead time, which is to limit the particularly long t vr at extremely small operating current t dt(opt) = min max t off (I L m a x ,T j max) , t vr , t dt(max) .
(1) Also note that the impact of temperature variations is taken into account. First, the relationship between the optimal dead time and three critical switching times (i.e., gate voltage fall time t gs(sync) , drain-source voltage rise time t vr , and channel Equation (1) current fall time t cf ) established in Table I is always valid under different operating temperatures. For each critical switching time, t gs(sync) is merely determined by gate-loop parameters (see Fig. 8 ) with limited dependence on temperature; t vr is online monitored under different temperatures; and t cf is conservatively simplified to be turn-off time tested under the maximum junction temperature, which is identified as the worst case. In the end, the proposed approach for dead time optimization is effective under different temperatures.
B. Implementation Method
Based on the aforementioned investigation, Table II summarizes a relation between the optimal dead time t dt(opt) and turn-off switching parameters for both upper and lower switches at different inductive load current ranges defined in Fig. 13 . This dead time optimization model will be programmed into the microcontroller for adaptive dead time regulation.
To ultimately achieve the optimum dead time for a SiC-based VSC, an online monitoring system for turn-off voltage rise time t vr is developed, as shown in Fig. 14 . This online monitoring system mainly includes three gate assist units, including gatesource voltage transient detector (GVTD), drain-source voltage fall-time detector (DVFD), and edge capture detector. Assume I L flows into the middle point of the phase leg, GVTD of the lower switch and DVFD of the upper one are designed to synthesize two logic signals for recording the moment when v gs L starts to drop and v ds H approaches to 0 V (i.e., v ds L is approximately equal to V DC ), as depicted in Fig. 15 . In addition, the microcontroller adjusts two auxiliary square-wave logic signals s H aux and s L aux to capture the falling edge of the logic signals V GVTD and V DVFD generated by GVTD and DVFD, respectively. The edge capture detector with auxiliary squarewave signal s H aux /s L aux and logic signal V GVTD /V DVFD as inputs is employed to indicate whether the auxiliary squarewave signal is before or after the logic signal and send this timing information back to the microcontroller. Accordingly, the microcontroller tunes the auxiliary square-wave signal s H aux /s L aux to approach the logic signal of V GVTD /V DVFD , as illustrated in Fig. 15 . Then, the time difference between s H aux and s L aux is exactly the same as t vr (see Fig. 15 ). Also, note that the proposed online monitoring system considers the propagation delay of the signal isolator and gate driver IC, which is of importance to fast switching SiC devices, since this propagation delay may be even longer than t vr . Fig. 16 presents the block diagram of the overall dead time optimization system, including known turn-off switching parameters according to equivalent circuit models (e.g., t gs(sync) ), offline tests (e.g., t off (I L max , T j max) ), online sensors (e.g., I L , t vr ), and dead time optimization model on the basis of fundamental knowledge investigated in Sections II and III.
IV. EXPERIMENTAL VERIFICATION
A. Hardware Setup
As a representative for a VSC, a buck converter with Wolfspeed 1200-V/20-A SiC MOSFETs is constructed for the experimental verification. As shown in Fig. 17 , a prototype gate drive board integrated with online monitoring gate assist units is developed for t vr detection in real time. As can be observed in the enlarged figure, a dedicated board with online monitoring gate assist units is built and mounted on top of the main gate drive board. Thus, the optimal layout design of the gate drive board is not affected. Also, note that a solid-state breaker is designed as the protection circuit in Fig. 17 to prevent short-through failure in case the dead time is set improperly. Fig. 18 depicts the configuration of the buck converter. The inductive current I L flows into the middle point of this N-cell-based phase-leg configuration [18] . The lower switch is the operating switch, and the upper switch is the synchronous one, which is the same as the assumption made previously. 
B. Online Monitoring of Turn-Off Voltage Commutation Time
To achieve adaptive dead time regulation, online monitoring of voltage rise time t vr is critical. Fig. 19 illustrates the dynamic process when logic signals s L aux and s H aux approach and capture the desired edge of gate-source voltage and drain-source voltage. Controlled by the microcontroller (TMS320F28335 is used in this study) at each switching cycle, the lower auxiliary logic signal s L max starts from the initial position 1 to gradually move toward the falling edge of the signal generated by GVTD, which indicates the output voltage of the lower gate drive (i.e., the initial moment when the gate-source voltage of the lower switch starts to drop) in logic level, with a relatively low resolution (e.g., 8 ns per step in this case study). Once s L max exceeds the falling edge of the gate-source voltage, the edge capture detector will be activated and communicate with the microcontroller to tune s L max in the opposite direction with a more precise resolution (e.g., < 1 ns per step in this case study). Finally, the falling edge of gate-source voltage will be accurately captured by s L max after several switching cycles with the error less than 1 ns. Afterward, starting from position 2, the upper auxiliary logic signal s H max continues to capture the edge of the logic signal synthesized by DVFD, that is, the moment when v ds H is to be 0 (i.e., v ds L approximately approaches V DC ) via microcontroller regulation with the aid of edge capture detector. Similar as s L max , after several switching cycles, s H max arrives at position 3. The time difference between positions 2 and 3 in Fig. 19 is recorded by the microcontroller, and that is the voltage rise time t vr . Therefore, the microcontroller has the capability of "seeing" t vr in real time. Also, note that the high-resolution pulse width modulation function of TMS320F28335 is utilized to achieve <1-ns capture step. Fig. 20 displays the data of t vr from the microcontroller as well as t vr measured by the scope when the buck converter operates at V DC of 600 V, I L of 2 A, with switching frequency f s of 50 kHz. It shows that t vr grasped by microcontroller is 125.0 ns, which is almost identical to 124.6 ns obtained from scope. Thus, the proposed approach for t vr online monitoring is effective. 
C. Adaptive Dead Time Regulation
In addition to online detection of t vr , t gs(sync) , t off (I L max , T j max) , and t dt(max) should be preset in the microcontroller as the known turn-off switching parameters for the dead time optimization. According to the critical parameters of the device under test (e.g., input capacitance, internal gate resistance), established gate driver circuit together with the 1 µs tested switching characteristics at the worst operating condition, t gs(sync) , t off (I L max , T j max) , and t dt(max) are determined with certain safe margin and listed in Table III .
To demonstrate the validity and effectiveness of this proposed approach, the comparison experiments of the buck converter operating with four different dead time settings are carried out, including 1-µs/500-ns/60-ns fixed dead times and proposed adaptive dead time regulation. Fig. 21 shows the switching waveform comparison at V DC of 600 V, I L of 2 A, and f s of 50 kHz. When a conservative dead time is set (e.g., 500 ns in Fig. 21(a) ), the long reverse conduction duration of the upper freewheeling diode causes additional conduction loss during the dead time both before the lower switch turns on and after it turns off. Also, note that this conduction loss is not only related to the operating current, but also proportional to the switching frequency since it occurs at every switching cycle. When an aggressive dead time is employed (e.g., 60 ns in Fig. 21(b) ), upper freewheeling diode conduction loss during the dead time before the turn-on transient of the lower switch (i.e., from t 1 to t 2 in Fig. 5 ) greatly decreases, but after the turn-off transient, the double switching event is observed since the dead time is shorter than t vr (i.e., 125 ns in Fig. 20) , resulting in an unexpected hard switching during the turn-on transient of the upper switch, and then, the switching power loss increases. When the adaptive dead time is applied, as shown in Fig. 21(c) , the dead time before the turn-on transient of the lower switch is set to be 40 ns, which significantly minimizes the reverse conduction loss of the upper switch. In the meantime, the dead time after the lower switch turns off is set to be 125 ns, which is the same as t vr . Thus, the optimal tradeoff between excessive reverse conduction loss and double switching is achieved. Then, the switching power loss decreases. Table IV. Table IV also summarizes the dead times applied for adaptive dead time regulation under different load conditions and their corresponding power losses. Dead times before the turn-on of the operating switch (i.e., from t 1 to t 2 in Fig. 5(b) ) are set to be 40 ns, a fixed value in a wide range of load currents determined by gate voltage fall time t gs(sync) , while dead times after the turn-off of the operating switch (i.e., from t 3 to t 4 in Fig. 5(b) ) are set according to (1) , which depends on load currents. Fig. 22 shows that at the light load (e.g., I L of 1 A) by using 60-ns dead time, the power loss increases by 18.2% as compared to that by means of adaptive dead time regulation. This additional loss is primarily contributed by the double switching. In addition, the longer dead time at light load (e.g., 500-ns and 1-µs dead time) induces less additional power loss, since the possibility of the double switching events is reduced and the diode conduction loss is small due to small load current.
However, at full load, this longer dead time induces more power losses due to the reverse conduction. This explains why 500-ns and 1-µs dead time at I L of 12.5 A generates 10% and 12% extra loss compared to the adaptive dead time, but for 60-ns dead time, the additional dissipated loss is negligible. Also, note that the power loss in Fig. 22 covers the conduction and switching loss of devices as well as the loss dissipated in passive components. In total, compared with the aggressive and conservative fixed dead time settings, the adaptive dead time is preferred since it is able to best serve the SiC-based VSC among the whole operation range.
V. CONCLUSION
A model-based approach is proposed to adaptively regulate the dead time of SiC-based VSC for reliability enhancement and active power loss reduction. This dead time optimization model is derived to identify the critical turn-off switching parameters under different turn-off transition modes for optimal dead-time setting, including gate voltage fall time for synchronous turnoff, channel current fall time for gate-loop dominated turn-off, and drain-source voltage rise time for power-loop dominated turn-off. Among them, voltage commutation time is highly sensitive to operating conditions and load characteristics and is preferred to detect in real time. An online monitoring system is designed by means of three gate-assist units and verified experimentally with high accuracy (error less than 1 ns). A 1200-V SiC MOSFETs-based buck converter is constructed with dead time optimization model and online monitoring system so as to adaptively update the dead time among the whole operation range. The experimental results demonstrate the feasibility and effectiveness of the proposed method. It shows that the total power loss decreases by 12% at full load and 18.2% at light load (8% of the full load in this case study).
